HARDWARE DESCRIPTION LANGUAGE (HDL) TRAININGS

Verilog HDL and SystemVerilog languages are extensively used in ASIC/FPGA design flows. The corresponding trainings are provided in customized contents and difficulty levels.

CONTACT
CDT Bilgi Teknolojileri
San. Tic. A.Ş.


Kavacık Mah. Elbistan Sk.
Sas Plaza No:10 Kat:5 34810
34810 Kavacık - Beykoz / İSTANBUL
Phone :  + 90 (216) 322 66 22
Fax :  + 90 (216) 322 66 88
E-Mail :  info@cdtas.com.tr
MAP
© Copyright 2016 CDT Bilgi Teknolojileri San. Tic. A.Ş.
Developed by Fikir Kahvesi